AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior version, and listings, of claims in the application:

Listing of Claims:

- 1. (Currently Amended) In an electronic system, a <u>A margin testing</u> system for margin testing one or more components of <u>an electronic system</u> the computer system, comprising:
- a fault bypass module incorporated in said electronic system, said fault bypass module configured to intercept and mask masking signals indicative of one or more faults associated with one or more of said components during margin testing of said electronic system.
- 2. (Currently Amended) The margin testing system of claim 1, wherein said at least one of said one or more faults corresponds to an operating parameter associated with at least one of said one or more components crossing a selected threshold.
- 3. (Original) The margin testing system of claim 2, wherein said operating parameter is any of frequency, voltage or temperature.
- 4. (Currently Amended) The margin testing system of claim 1, further comprising:
 a controller internal to incorporated in said electronic system and in communication with said fault bypass module, said controller configured to transmit transmitting a command to said fault bypass module for initiating to initiate masking of said fault signals by said module.
- 5. (Currently Amended) The margin testing system of claim 1, wherein said fault signals comprise:

one or more interrupt signals.

"Application No. 10/606,715 Attny Docket: 200312936-1

6. (Original) The margin testing system of claim 1, wherein said fault bypass module permits normal processing of said fault signals during normal operation of said electronic system.

- 7. (Currently Amended) The margin testing system of claim 4, further comprising:

 a hardware monitor in communication configured to communicate with said

 controller and with at least one of said one or more components, said hardware generating

 and to generate a fault an fault signal in response to occurrence to an occurrence of a fault associated with said at least one component.
- 8. (Currently Amended) The margin testing system of claim 7, wherein said hardware monitor is further configured to transmit transmits said fault signal to said fault bypass module, and wherein said fault bypass module masking is further configured to mask said received fault signal during margin testing of said electronic device.
- 9. (Currently Amended) The margin testing system of claim 1, further comprising:
 a power control element configured to communicate in communication with said
 fault bypass module, and wherein said fault bypass module is further configured to
 transmit one or transmitting one of more of said fault signals to said power control element
 in absence of margin testing and to mask masking said one or more fault signals during
 margin testing of said electronic system.
- 10. (Currently Amended) The margin testing system of claim 9, wherein said fault bypass module is further configured to mask masks said fault signal by intercepting said fault signal and supplying to said power control element a signal indicative of <u>an</u> absence of a fault indicated by said fault signal.
- 11. (Currently Amended) The margin testing system of claim 7, wherein said at least one component is a power rail, and said hardware monitor is further configured to generate generates an interrupt signal in response to a voltage associated with said power rail varying from a nominal value by more than a selected threshold.

Response To Action dated November 15, 2004

"Application No. 10/606,715 Attny Docket: 200312936-1

12. (Currently Amended) The margin testing system of claim 11, wherein said power control module is further configured to reduce lowers power applied to said voltage power rail in response to said interrupt signal in the absence of margin testing.

13. (Original) The margin testing system of claim 1, wherein said fault bypass module comprises:

a programmable logic device programmed to provide masking of said fault signals.

14. (Currently Amended) The margin testing system of claim 7, further comprising a temperature diode coupled to at least one of said components and said hardware monitor for measuring configured to measure a temperature of said component and to supply supplying said measured temperature to said hardware monitor.

15. (Currently Amended) The margin testing system of claim 7, wherein said fault bypass module is further configured to intercept intercepts a selected output signal of said at least one component and to generate generates a simulated signal corresponding to said intercepted output signal for transmittal to said hardware monitor during margin testing of said component.

- 16. (Original) The margin testing system of claim 1, wherein said electronic system comprises a computer system.
- 17. (Original) The margin testing system of claim 15, wherein said computer system is a computer server.
- 18. (Currently Amended) The margin testing system of claim 4, wherein said controller comprises:

a BMC a Baseboard Management Controller (BMC).

19. (Original) The margin testing system of claim 18, further comprising:
a communication bus for providing communication between said BMC and said fault bypass module.

Application No. 10/606,715 Attny Docket: 200312936-1

20. (Currently Amended) The margin testing system of claim 19, wherein said communication bus is an I^2C an Inter-Integrated Circuit (I^2C)-based bus.

- 21. (Currently Amended) The margin testing system of claim 20, wherein said I²C bus is an IPMB. an Intelligent Platform Management Bus (IPMB).
- 22. (Currently Amended) In an A electronic system, a comprising a margin testing system for margin testing one or more components of the computer the electronic system, the said margin testing system comprising:

a fault bypass module incorporated in said electronic system, said fault bypass module masking configured to intercept and mask signals indicative of one or more faults associated with one or more of said components during margin testing of said electronic system, system; and

an internal controller in communication with said fault bypass module, said internal controller configured to transmit for transmitting a command to said fault bypass module to initiate masking of said fault signals by said module.

- 23. (Currently Amended) The margin testing electronic system of claim 22, wherein said controller is a BMC. a Baseboard Management Controller (BMC).
- 24. (Currently Amended) A method of masking faults during margin testing of an electronic system, comprising:

intercepting one or more signals <u>each</u> indicative of <u>one or more</u> faults associated with one or more components of said electronic system during margin testing thereof, thereof; and

masking said intercepted signals by generating signals indicative of absence of said faults, thereby masking said intercepted signals.

25. (New) The method of claim 24, further comprising:

transmitting at least one of said one or more fault signals to a power control element in absence of margin testing.

Application No. 10/606,715 Attny Docket: 200312936-1

- 26. (New) The method of claim 25, wherein masking said intercepted signals, comprises: supplying to said power control element a signal indicative of absence of a fault indicated by said fault signals.
- 27. (New) The method of claim 24, further comprising:

 generating an interrupt signal in response to a voltage associated with a power rail varying from a nominal value by more than a selected threshold.
- 28. (New) The margin testing system of claim 27, further comprising: reducing power applied to said power rail in response to said interrupt signal in the absence of margin testing.
- 29. (New) The method claim 24, wherein intercepting one or more signals, comprises: intercepting a selected output signal of said one or more components; and wherein generating signals indicative of absence of said faults, comprises: generating a simulated signal corresponding to said intercepted output signal for transmittal to a hardware monitor.
- 30. (New) The method of claim 24, wherein said electronic system is a computer server.
- 31. (New) A system comprising:

means for intercepting at least one signal indicative of at least one fault associated with at least one component of an electronic system during margin testing thereof; and means for masking said intercepted at least one signal by generating at least one signal indicative of absence of said at least one fault.

32. (New) A computer server, comprising a margin testing system for margin testing one or more components of the computer server, the margin testing system comprising:

a fault bypass module incorporated in said computer server, said fault bypass module configured to mask signals indicative of one or more faults associated with one or more of said components during margin testing of said computer server.